Why is AEX implemented in SGX if Intel implemented x86 securely?

[Ryan Carboni]

The buried lede in NEMESIS and FORESHADOW:

For the “case of a fault or external interrupt, the processor executes an
Asynchronous Enclave Exit (AEX) procedure that saves the execution context
securely in a preallocated state save area inside the enclave, and replaces
the CPU registers with a synthetic state to avoid di- rect information
leakage to the untrusted ISR.”

Seems. Odd.

I dunno. Did anyone read x86 documentation?
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: text/html
Size: 505 bytes
Desc: not available
URL: <http://lists.cpunks.org/pipermail/cypherpunks/attachments/20181119/9e78d1cb/attachment.txt>