Peter Gutmann wrote: > Neither. Currently they've typically been smart-card cores glued to the > MB and accessed via I2C/SMB. and chips that typically have had eal4+ or eal5+ evaluations. hot topic in 2000, 2001 ... at the intel developer's forums and rsa conferences